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Abstract—This paper shows that, for a given power budget, a
practical phase-locked loop (PLL)-based clock multiplier gener-
ates less jitter than a delay-locked loop (DLL) equivalent. This is
due to the fact that the delay cells in a PLL ring-oscillator can con-
sume more power per cell than their counterparts in the DLL. We
can show that this effect is stronger than the notorious jitter ac-
cumulation effect that occurs in the voltage-controlled oscillator
(VCO) of a PLL. First, an analysis of the stochastic-output jitter of
the architectures, due to the most important noise sources, is pre-
sented. Then, another important source of jitter in a DLL-based
clock multiplier is treated, namely the stochastic mismatch in the
delay cells which compose the DLL voltage-controlled delay line
(VCDL). An analysis is presented that relates the stochastic spread
of the delay of the cells to the output jitter of the clock multiplier.
A circuit design technique, called impedance level scaling, is then
presented which allows the designer to optimize the noise and mis-
match behavior of a circuit, independently from other specifica-
tions such as speed and linearity. Applying this technique on a delay
cell design yields a direct tradeoff between noise induced jitter and
power usage, and between stochastic mismatch induced jitter and
power usage.
Index Terms—Circuit modeling, delay-locked loops (DLLs), fre-
quency conversion, jitter, phase-locked loops (PLLs).
I. INTRODUCTION
AN IMPORTANT building block in almost all digital andmixed signal integrated circuits (ICs) is the clock multi-
plier. Its function is to multiply an incoming reference clock fre-
quency by a certain factor, usually because no crystals are avail-
able with a clock frequency as high as needed on-chip. Also,
when parallel data is to be serialized using a multiplexer, clock
multiplication is needed to time the outgoing bits. In these appli-
cations, the quality of the multiplied clock with respect to timing
jitter is an important specification [1], [2].
Apart from the usual integer- PLL implementation of the
clock multiplier, where a voltage controlled oscillator (VCO)
is locked to a clean reference clock, architectures based on a
delay-locked loop (DLL) have been successfully used recently
as clock multipliers [3]–[5]. In such an architecture, which is
schematically shown in Fig. 1, a voltage controlled delay line
(VCDL) is locked to a clean reference signal. The extra timing
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Fig. 1. DLL-based clock multiplier architecture.
information needed to generate the high-frequency clock is ob-
tained by using a VCDL that consists of several tuneable delay
cells, in this way generating multiple phases of the low-fre-
quency clock. These phases are combined into one high-fre-
quency clock using a circuit that is referred to as “edge com-
biner.”
As shown in the analysis presented in [6], the advantage of
the DLL-based architecture is that the VCDL is “reset” with re-
spect to stochastic jitter every time a new reference edge is ap-
plied at the input, whereas in the VCO of a PLL the jitter accu-
mulates. This paper complements the analysis presented in [6]
in several ways. First, by taking the effects of frequency mul-
tiplication into account. This paper examines structures where
the output frequency is an integer multiple of the reference fre-
quency. In this way, a PLL-based clock multiplier solution can
be compared to a DLL-based clock multiplier, and new design
considerations are obtained. Second, by including all important
noise sources in the jitter analyses, opposed to the inclusion of
only the VCDL-noise in the DLL and the VCO-noise in the PLL
as done in [6].
This paper offers a set of design equations from which the
output jitter can be predicted. This is done by first composing a
mathematical model, based on difference equations, describing
the behavior of the architectures. The output jitter due to dif-
ferent noise sources is then analyzed in the time domain directly.
Apart from jitter due to stochastic noise sources, which are
examined first in this paper, the DLL-based architecture intro-
duces a new source of timing errors, namely stochastic mis-
match between the delay cells. This effect causes clock skew of
the intermediate clock phases. The phenomenon will be mea-
surable as systematic jitter on the high-frequency clock at the
output of the edge combiner, and will appear as spurious signals
in the output frequency spectrum of the clock multiplier [7]. The
effects of delay cell mismatch on the jitter of the output signal
are analyzed, resulting in a design equation for determining the
feasibility of a DLL-based clock multiplier implementation. Be-
cause the mismatch parameters depend on the chip area of the
1057-7130/02$17.00 © 2002 IEEE
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Fig. 2. Edge combination process for N = 4, using only rising edges to
generate the output clock.
devices, the effect of scaling on the delay cell mismatch is then
analyzed, using a technique called impedance level scaling [8].
This design technique proves useful in decoupling the noise and
mismatch properties of a circuit from other properties such as
speed or linearity.
Section II analyses the stochastic jitter of a DLL-based clock
multiplier. Section III examines the stochastic jitter of an in-
teger- PLL. The structures are then compared in Section IV.
In Section V, we analyze the effects of delay cell mismatch, and
in Section VI, the impedance level scaling technique. In Sec-
tion VII, simulation results verifying the analyses performed in
this paper are discussed. The paper finally concludes in Sec-
tion VIII with a summary of the results.
II. ANALYSIS OF DLL JITTER DUE TO NOISE
In this section, the effect of different sources of stochastic
DLL output jitter is analyzed. First, a mathematical model of
the DLL is derived, which is then used to calculate the output
jitter due to different noise sources in the architecture.
A. DLL Architecture
Fig. 1 shows the general architecture of a DLL with edge
combiner. The feedback mechanism consists of a phase fre-
quency detector (PFD) that is combined with a charge pump
(CP). The loop filter consists of a simple capacitor that inte-
grates the charge pulses coming from the CP. In a PLL such a
simple filter would lead to stability problems because of the in-
tegrating function of the VCO used in a PLL; in a DLL, however,
there is no pure integrator other than the CP combined with the
loop filter capacitor, making a loop filter zero unnecessary.
The basic idea behind a DLL-based clock multiplier is that the
total delay of the multitapped VCDL is controlled by the loop to
be equal to the input period of the reference clock. The different
output taps now deliver different phases of the input clock which
contain extra timing information that can be combined into one
clock with a frequency that is an integer multiple of that of the
reference clock. This has been illustrated in Fig. 2, where the
frequency multiplication factor equals four
If only the rising edges of the different clock phases are used
to generate both the rising and falling edges of the generated
Fig. 3. DLL model that is used; the “ideal clock” illustrates the jitter definition
used here.
clock, it is easy to show that the number of output taps needed
is equal to twice the frequency multiplication factor. In some
cases, it is possible to also use the falling edges of the different
clock phases to generate timing information. However, timing
dependency on the duty cycle of the reference is now introduced,
which is a problem in some applications.
It is also possible to generate the rising edges of the
output signal directly from the rising edges of the different
clock phases, while the falling edges of the output signal
are generated by the use of a resonator, as described in [3].
A disadvantage of this method is that an inductor is used,
which consumes area and is more difficult to port to newer
technologies than a purely digital solution.
In this paper, we assume that only the rising edges of the
different clock phases are used without a resonator (Fig. 2 being
an example of this), and, thus, the number of delay cells in
the VCDL equals
(1)
where is the ratio between the output frequency of the edge
combiner and the incoming reference frequency.
B. Mathematical Model of the DLL With Noisy Building Blocks
First, a set of difference equations describing the DLL be-
havior is derived. This equation set is then used to analyze the
jitter originating from the different noise sources of the DLL and
the reference signal source.
To be able to calculate the “jitter,” first a quantitative defini-
tion of jitter is needed. There are many different definitions for
jitter available in literature [9]. In this work, a very simple and
intuitive definition will be used:
Jitter is the random or systematic deviation in time of the
zero-crossings of a certain generated clock with respect to
corresponding zero-crossings of an ideal clock. The ideal
clock has zero-crossings that are separated by a constant
amount of time which equals the mean period of the gen-
erated clock.
For the stochastic DLL jitter analysis, the model shown in
Fig. 3 is used. Naturally, the “ideal clock” is no part of the actual
DLL; it is merely being shown to illustrate the concept of jitter
that is being used here.
The PFD compares the zero-crossing times of the reference to
those of the last tap of the VCDL. The CP converts the measured
time difference into a charge which is pumped into the loop
filter (a simple capacitor), thus, integrating this charge. Note,
that parameter indicates the period number of the input clock;
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this variable is used in the difference equations that are derived
shortly.
The DLL noise analysis depends on a number of assumptions
which are listed below.
1) The loop has successfully locked to the state in which the
VCDL delay equals the period time of the reference clock.
This implies that the loop is stable.
2) The mean VCDL control voltage in lock equals 0 V. This
simplifies analysis, while the results of the jitter calcu-
lations do not depend on this assumption because of the
linearity of the system.
3) The current the CP delivers can be modeled by charge
pulses with a dirac-pulse shape, which is allowed if the
jitter is small compared to the reference period time.
4) All noise sources are white. This implies assuming no
correlation between the noise contribution of a noise
source in a certain period of the reference clock and
previous contributions of the same source. A general
statement about the validity of this assumption is hard to
make. In theory, noise in the CP for example yields
infinite jitter if integrated starting from DC. In practice
however, there will be a lower limit on the frequency
from which to integrate the phase noise, depending on
measurement time or system specifications, bounding
the jitter. Using conventional continuous modeling of the
DLL behavior and a reasonable lower integration limit,
it can be shown that the corner frequency should be
one to two decades below the DLL bandwidth for the
white noise to be dominant (for example, if the phase
noise is to be integrated from 1 kHz up to 10 MHz and
the corner frequency is at 1 MHz, the white noise
energy is already dominant).
5) All noise sources are uncorrelated to the other noise
sources in the loop.
6) The jitter contributed in a certain period of the input clock
by a certain delay cell is not correlated to that delivered
by another delay cell.
7) The variance of the jitter of every delay cell is equal. This
is reasonable if all delay cells are realized equally and if
the input signal shape of every delay cell is the same.
8) The loop behavior is linear, meaning that the output jitter
contributions of every noise source can be calculated sep-
arately. The total jitter can then be calculated by adding
the different contributions power-wise. This assumption
is reasonable as long as the jitter remains low.
The tuning voltage determines the delay of the VCDL
according to
(2)
where equals the period time of the clock, is the gain of
the VCDL, expressed in [ ], and is the jitter added
by the VCDL.
Deviations in the tuning voltage, as well as jitter added by the
delay cells will result in jitter on the taps of the VCDL. Also,
jitter present on the reference clock that is fed into the VCDL
causes jitter on the output taps. Using the assumptions given
before, the effect of both the tuning voltage errors and the jitter
added by the delay cells will be worst at the last output tap of
the VCDL, which means the jitter variance will be highest at the
last output tap.
The charge that is pumped into the loop filter capacitor by the
CP is given by
(3a)
where is the charge that the CP pumps into the loop filter
after input period number with denoting the part of that
charge caused by a noisy CP, is the CP current,
is the jitter at the last ( th) output tap of the VCDL after the
th input period and is the detection error that the
PFD makes due to its input referred voltage noise, which will
be discussed in more detail later. The term denotes the
timing error in the reference edge that appears at the PFD input
after input period number .
Knowing the charge that is pumped into the filter, the VCDL
control voltage during the th input period is given by
(3b)
with the value of the loop filter capacitor.
The final difference equation describes the timing error of the
last output tap , using (2)
(3c)
where is the jitter added by the th delay cell in input
period number . The reference jitter is visible at the last output
tap after one clock period delay.
C. DLL Output Jitter Due to Noise
In this section the jitter that will result at the different output
taps of the VCDL due to its own jitter is analyzed first, using the
set of difference equations (3a)–(3c). Then, in a similar fashion,
the output jitter due to the PFD and CP noise is calculated as
well as the output jitter due to the reference jitter. The general
calculation method is demonstrated in the Appendix.
To isolate the effect of the delay cell noise, the other noise
sources are neglected, using Assumption 8 in Section II-B.
Following the method described in the Appendix, we can find
the variance of the signal , which is the jitter variance of
the last output tap of the DLL
(4)
with the so called normalized-loop bandwidth defined as
[6]
(5)
The approximation shows the relation between the value of
and the DLL-loop bandwidth [10].
Note, that (4) is in agreement with the result achieved in [6].
It is important to note that the jitter is lowest for low values
of the DLL normalized loop bandwidth , in which case the
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jitter would be equal to that of a VCDL that is not controlled by
a loop. This shows that the function of the control loop is not to
remove jitter from the VCDL but merely to tune the total delay
of the VCDL to the desired value.
Apart from the jitter that is generated by the VCDL, the loop
components that take care of the feedback mechanism also in-
troduce jitter. First, the PFD that has to detect zero-crossings is
realized using noisy elements. The internal noise of the PFD can
be calculated back to the input as a voltage noise, which influ-
ences the moment in time that the PFD generates its output sig-
nals and, thus, the charge that is integrated on the loop capacitor,
assuming that the incoming edges are not infinitely steep. Also,
the CP generates jitter as the charge that is pumped into the loop
capacitor is noisy, because the switched current sources inside
the CP are noisy in a realistic implementation. Both building
blocks, thus, cause noise on the VCDL control voltage, resulting
in output jitter.
To simplify calculations, the CP noise is calculated back to
the input of the PFD as an equivalent time error
(6)
Using a method similar to the calculation of the jitter due to
VCDL noise as described in the Appendix, the variance of the
output jitter due to the PFD and CP noise can be calculated. This
results in
(7)
Applying the same method to analyze the jitter at the DLL
output resulting from the jitter that is present in the reference
signal at the input of the DLL yields
(8)
showing that a DLL can never decrease the jitter of the input
reference, as is possible when using a PLL, because the jitter
that is at the input of the VCDL will also be at the output of the
taps. In fact, the deviations in the control voltage of the VCDL
that are caused by the reference jitter will even increase the DLL
output jitter.
From these equations it is again apparent that a small value
of is beneficial for the DLL output jitter. The gain of
the VCDL should however be large enough to compensate
for process spread and temperature variations; the CP current
cannot be chosen too small because of the jitter resulting from
mismatch in the CP. This means that the loop-filter capacitor
should be made large at the cost of area, in order to maintain a
reasonably low-loop bandwidth. Other practical issues such as
settling behavior may also set a lower limit on the value of the
loop bandwidth.
III. PLL JITTER ANALYSIS
In this section, an analysis is presented, similar to that of
DLL jitter, which applies to an integer- PLL-based clock
multiplier. The analysis starts by deriving difference equations
Fig. 4. PLL architecture.
describing the architecture, which are then used to calculate
the PLL output jitter due to different noise sources in the time
domain directly.
A. Mathematical Model of the PLL With Noisy Building Blocks
The difference equations describing the behavior of the PLL
mathematically are derived using the PLL model shown in
Fig. 4. Again, the “ideal clocks” are merely shown to show the
jitter concept used here.
The PLL noise analysis depends on a number of assumptions
similar to those made for the DLL.
1) The PLL is in lock. This implies that the loop is stable.
2) The mean VCO control voltage in lock equals 0 V. This
means that the free-running frequency of the VCO is
exactly equal to times the reference frequency. The
results of the jitter calculations do not depend on this
assumption because of the linearity of the system.
3) The current the CP delivers can be modeled by charge
pulses with a Dirac-pulse shape.
4) All noise sources are white. From conventional PLL noise
analysis one can conclude that this assumption is reason-
able for a wide-band PLL. See also the remarks under
Assumption 4 in Section II-B.
5) All noise sources are uncorrelated to other noise sources
in the loop.
6) The loop behavior is linear, meaning that the superposi-
tion principle holds.
The variable shown in the PLL model denotes the period
number of the reference clock and is used in the difference equa-
tions that are to be derived.
As soon as the loop is in lock, the CP delivers current to the
loop filter only just before and after a rising edge of the refer-
ence input signal, making the PLL behave much like a sampled
system. To be able to model the behavior of this system, it is
important to know the response of the loop filter and the VCO
to a charge pulse from the CP. As stated in Assumption 3, this
charge pulse is modeled by a Dirac current pulse, which is rea-
sonable in most cases as the actual duration of this charge pulse
is much shorter than one VCO period in practice [11], [12].
The angular frequency of the VCO is controlled by the VCO’s
control voltage such that
(9)
where is the free-running angular frequency of the VCO and
the VCO gain. The results of the jitter calculations do not
depend on the value of the free-running frequency.
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One can prove that the VCO output phase some time after a
charge pulse (which occurs at 0) can be described mathe-
matically as [12]
(10)
with the amount of charge pumped into the loop filter,
the loop filter capacitor voltage just before and
the VCO phase just before 0.
In practice, the zero-crossing time error of the VCO output
can be estimated well by sampling the VCO phase at the ideal
zero-crossing moments (which are the positive zero-crossing
moments of a clock with a phase ). Using
(11)
the zero-crossing time error of the th positive zero-crossing of
the VCO after the charge injection can be estimated well by
(12)
In this equation, is the VCO timing error just before the
occurrence of the charge pulse.
The jitter variance will be highest for the edge that causes a
rising edge at the output of the divider. This is because that edge
is used by the loop to correct the VCO, so the timing error of
the very next edge will be less. The edges following will again
be more and more polluted by jitter as the loop is “dead” until
the next comparison action.
Now a set of difference equations describing the loop be-
havior can be formulated
(13a)
(13b)
(13c)
In these equations, denotes the CP current, the jitter
introduced by the frequency divider is denoted by ,
is the deviation of the reference input compared to an
ideal clock with a period time of , is the charge
noise of the CP and is the period error of the VCO
in its th cycle within a reference period, both due to internal
noise of the VCO and the voltage noise on the control line of
the VCO generated by the resistor of the loop filter.
B. PLL Output Jitter Due to Noise
In this section, the jitter caused by random VCO period varia-
tions is analyzed first using the set of difference equations given
by (13a)–(13c). All other sources of jitter are assumed to be zero
in this analysis. The effect of the other sources of jitter in a PLL
are then discussed briefly.
Using a procedure similar to the example in the Appendix
leads to the following value of the jitter variance of the PLL
output signal due to VCO jitter:
(14)
where symbolizes the variance of the VCO period jitter,
as it would occur for a free-running VCO.
Again, denotes the normalized loop bandwidth. This
quantity is a design variable that is defined in the case of a PLL
as [6]
(15)
where now denotes the PLL bandwidth. Note, that this defi-
nition is different from the one used for the DLL; in both cases,
however, denotes the normalized loop bandwidth of the struc-
ture.
In practical PLL designs, the position of the loop filter zero
is much smaller than the reference frequency. This means that
can be considered to be negligible to one, re-
ducing (14) to
(16)
which agrees with [6], where the same assumption was used.
It is interesting to see that for the maximum output
jitter of a PLL is smaller with a large normalized loop bandwidth
(provided that the jitter is most dominantly due to internal
VCO noise). This observation corresponds with the well-known
fact that VCO noise can be cleaned up with a wide-band PLL.
Note, that the VCO noise is not the only source of output
jitter. The internal noise of the building blocks other than the
VCO will cause variations on the VCO tuning voltage, and, thus,
output jitter. To ease calculations, the noise of the other PLL
building blocks is calculated back to the input of the PFD ac-
cording to
(17)
the variance of which is referred to as .
The PLL jitter due to these noise sources can now be shown
to be (setting the other noise sources to zero)
(18)
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Very similarly, the jitter on the reference signal will cause jitter
on the PLL output signal, according to
(19)
Observing these equations leads to the conclusion that, contrary
to the VCO induced jitter, a large value of (corresponding
to a large PLL bandwidth) will raise the PLL output jitter due
to the noise of the other loop components.
Finally, the loop-filter resistor will cause thermal noise at the
input of the VCO, which is measurable at the PLL output as
jitter. Using the fact that the thermal noise of the resistor is in-
tegrated by the VCO during every VCO period (which lasts ap-
proximately ), the variance of the VCO period deviation
caused by this thermal noise can be shown to be
(20)
where is the Boltzmann constant and the absolute temper-
ature.
Substituting this in (16) yields
(21)
where the last approximation holds for small values of the nor-
malized PLL loop bandwidth.
C. PLL Optimization
As was shown before, a larger value of will lower the
output jitter due to VCO phase noise while raising the jitter
contribution of the other synthesizer noise sources. It is, thus,
to be expected that there will be an optimum value for . To
be able to compare the DLL jitter characteristics with those of
the PLL, the PLL should first be optimized.
To simplify things, we assume that is much smaller than
two and that is negligible to one. Then the total
PLL output jitter can be approximated by
(22)
The smallest amount of jitter is found for
(23)
for which the total jitter can be approximated by
(24)
It is important to note that if the PLL bandwidth equals
the jitter due to the VCO equals the jitter that is caused
by the other loop components.
IV. COMPARISON BETWEEN DLL AND
PLL STOCHASTIC JITTER
In practical PLL-based clock multipliers, the VCO is often
realized by a ring-oscillator as opposed to an oscillator using
an LC-tank for frequency stability. An important reason for this
is the area consumption of the on-chip inductor, but also porta-
bility to newer processes and oscillator pulling effects are argu-
ments against an LC-oscillator. An important disadvantage of
a ring-oscillator is the relatively high jitter it produces, which
is to be cleaned up by using a wide-band PLL [13], [14]. The
maximum bandwidth of a PLL is in practice limited by stability
considerations to about one tenth of the reference frequency that
is used at the input of the PFD [11], [13]. Expressed in terms of
the normalized loop bandwidth , this leads to
(25)
Because of better supply noise and substrate bounce rejection,
differential delay cells are often used in the ring-oscillator of the
PLL. To compare the output jitter of an integer- PLL to the
DLL-based architecture, we assume that both the VCDL and
the VCO consist of delay cells of similar topology: each delay
cell consists of an NMOS differential pair with resistive load.
The jitter of the ring oscillator can be predicted using the
analysis presented in [15]. An important result from this work is
(26)
in which is the rms-jitter of the cell, is the delay of the
cell, is the load capacitance of one delay cell, is a factor
determined by the design, and the overdrive voltage
of the NMOS differential pair transistors.
Knowing that the delay of one cell can be written as [15]
(27)
with the peak-to-peak voltage swing of the delay cell and
the static current it consumes, we can rewrite (26) as
(28)
with a design dependent constant with unit [ ] representing
the bracketed part.
Using this equation, it is easy to show that the period jitter of
a ring oscillator constructed using these delay cells is
(29)
where is the supply voltage of the oscillator, the
number of delay cells used in the VCO, the period time of
the oscillator and the static power used in the VCO.
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For simplicity, we first assume that the VCO is the most dom-
inant source of jitter in the PLL (the other jitter sources will be
included later in the comparison for completeness). Then, using
(16) we can write
(30)
The jitter of a DLL used to multiply the reference by the same
factor can be estimated by (4), which reduces to
(31)
for small values of the normalized DLL-loop bandwidth.
Again, the jitter per delay cell can be predicted using (28),
yielding
(32)
Now if we allow an equal power usage in both the VCO and
the VCDL, comparing (30) to (32) yields
(33)
If we assume a VCO consisting of three delay cells and a
PLL with a normalized loop bandwidth given by (25), this leads
to the conclusion that if the frequency multiplication factor
is higher than about 1.74, the DLL output jitter will be higher
than the PLL output jitter. Because is in practice an integer
number, we can draw the conclusion that under the assumptions
given in this section a PLL-based clock multiplier yields less
output jitter than a DLL-based clock multiplier. This is because
spending the same amount of power in the VCO as in the VCDL
yields more power in the VCO per delay cell and, thus, less jitter
per cell. This effect is larger than the jitter accumulation factor
discussed in [6] (and expressed in (16) by the term
), which is not much larger than one for a wide-band
PLL.
It is possible to get rid of the jitter accumulation in a PLL
by periodically aligning the VCO with the reference signal, as
shown in [16], [17]. This makes the loop behave more like a
DLL in which the delay cells are reused within one cycle of
the reference clock, enabling more power usage per cell. This
frequency multiplication technique does not need an edge com-
biner to increase the frequency. A disadvantage of this prin-
ciple is that the injection of the reference clock should be timed
very accurately, which might require calibration. This required
timing accuracy might make the technique unsuitable for very
high-frequency clocks.
For completeness, an equation is derived that is valid for a
PLL with additional jitter sources. The simplest way of doing
this, is to realize that if the PLL bandwidth has been optimized
with respect to jitter, the total output jitter is twice the jitter due
to the VCO, as noted before. If we again assume that the VCO
power consumption equals that of the VCDL of the DLL, (33)
can be rewritten as
(34)
Using the results of the PLL optimization in this equation
leads to the following conclusion:
(35)
where both the power used by the VCO and by the VCDL are
equal to . We can conclude that the more dominant the
noise sources other than the VCO are in the PLL, the higher the
frequency multiplication factor is that is needed for the PLL
to be superior to the DLL with respect to stochastic noise. Note,
that reference jitter is not included in this equation; the PLL is
always superior to the DLL with respect to jitter transfer.
We have assumed that the dominant power usage of the delay
cells is static and that the jitter of the cells is mostly due to
thermal noise. For practical implementations, these assumptions
are often reasonable. However, if the delay cells consist of for
example CMOS inverters, where power usage does not depend
on delay line length and consequently not on the frequency mul-
tiplication factor, the DLL will perform somewhat better than
the PLL, due to jitter accumulation. This also holds when the
jitter is mostly caused by supply or substrate noise [9] as the
jitter cannot be lowered by raising the power then. In both cases,
the difference is small however, as the accumulation factor of a
wide-band PLL is not much larger than one.
V. DLL OUTPUT JITTER DUE TO DELAY CELL MISMATCH
Because of stochastic component mismatch, the delay of dif-
ferent delay cells in the VCDL of a DLL will not be exactly
equal for a certain tuning voltage, which will result in jitter as
all the intermediate edges on the different output taps are not
corrected by the loop. The amount of jitter caused by this effect
is calculated here.
Although mismatch is caused by a stochastic process, the
jitter that originates from it is deterministic, because once the
chip has been processed, the mismatch properties are more or
less fixed. Knowing the stochastic properties of the mismatch,
predictions can be made a priori about the deterministic jitter.
The delay mismatch can be described mathematically as fol-
lows:
(36)
where is the particular delay of delay cell number , is
some nominal delay which is controlled by the VCDL tuning
voltage and is a random variable, describing the delay
cell mismatch for a certain value of . For simplicity, this de-
pendency on will not be shown explicitly in the remaining
equations. The variable is assumed to have zero mean. This
is reasonable as any common change of delay in the cells is re-
moved by the loop. The delay mismatch of different cells is as-
sumed to be uncorrelated.
The total delay of the VCDL will be equal to one period of
the input clock after lock has been achieved. This results in the
following equation for the individual delay of the delay cells:
(37)
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Fig. 5. Numerical statistical simulation results of the DLL jitter due to delay
cell mismatch.
where denotes the number of delay cells in the VCDL and
the period time of the reference signal.
Now an expression for the total systematic jitter of the signal
on the th tap (at the output of the th delay cell) can be de-
rived. If all the delay cells would be perfectly matched, the delay
between the input and the th tap would be . In case
of mismatch, the systematic jitter after cells can then be cal-
culated to be
(38)
the variance of which can be shown to be
(39)
assuming uncorrelated values of with zero mean. A first-order
Taylor expansion has been used, assuming .
It is interesting to note that the variance of is highest for
, i.e., halfway the VCDL. This is to be expected: the
loop controls the VCDL such that the time error at its output
is zero, while the error at the input of the VCDL is also zero.
The highest timing uncertainty will be in the middle of the
VCDL, where the distance to these clean points is highest. This
is comparable to mismatch in resistors in a resistor string based
A/D converter, where the highest deviation is also found in the
middle of the string [18].
The sigma value of the phase time error halfway the VCDL
can be approximated, using (39), to be
(40)
Equation (39) has been verified using numerical statistical anal-
ysis for a constant value of the nominal delay of a single delay
cell, the results of which are shown in Fig. 5. This figure shows
a very good agreement between the predicted time deviations
and the simulations. It also clearly shows the peak of the time
deviation variance at the middle of the VCDL.
The jitter due to delay cell noise is also shown in the figure,
for an arbitrary value of , the rms-jitter of a single delay
cell due to noise. Using the fact that DLL output jitter due to
Fig. 6. Concept of impedance level scaling.
Fig. 7. Impedance level scaling presented as putting identical circuits in
parallel.
delay cell noise is approximately equal to the stochastic jitter of
the uncontrolled VCDL [6] yields
(41)
showing that the effect of delay cell noise is highest on the last
output tap, as opposed to mismatch induced jitter.
If we define a measure of relative jitter, where the sigma value
of the maximum time deviation is related to the output period
of the clock multiplier, the following result is obtained
(42)
using (1), which shows that the relative jitter of the output signal
is proportional to the square root of the frequency multiplication
factor . This dependency on was also shown for rms-jitter
due to delay cell noise.
VI. IMPEDANCE LEVEL SCALING
It is a well-known fact that increasing the area of on-chip
MOS-transistors improves the matching properties of those
transistors [19]. The same also goes for the matching of resis-
tors and capacitors on an IC [20]. This leads us to investigate
the effect of increasing the area of a complete circuit in a
systematic manner that we call impedance level scaling.
The concept of impedance level scaling is fairly simple, yet
leads to very useful design considerations. This technique en-
ables a decoupled optimization of the noise and mismatch prop-
erties of a circuit independent of other properties such as speed
and linearity, thus, simplifying the task of the designer.
Starting from a circuit that has been optimized with respect
to specifications other than noise and mismatch, one can scale
the width of every component of that circuit by a certain factor
. This is shown conceptually in Fig. 6, where the effect on the
component values is also shown.
Using the analogy that scaling is similar to putting identical
circuits in parallel, as illustrated in Fig. 7 where 2, it is
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TABLE I
EFFECT OF IMPEDANCE LEVEL SCALING ON COMPONENT PROPERTIES
easy to deduce that the node voltages of the scaled circuit are
equal to those of the original circuit, provided the circuit is not
heavily loaded externally. From this analogy it is also clear that
the scaling will not change linearity and speed of the circuit.
A fact that is familiar to many designers is that impedance
level scaling will improve the signal to noise ratio of the circuit
at the cost of increased power usage. More precisely, scaling
the circuit by a factor will decrease the rms-value of the noise
voltages by a factor while increasing the power usage by a
factor , meaning there is a direct tradeoff between power usage
and noise.
A less familiar but important property of impedance level
scaling is the effect it has on the mismatch errors of a circuit.
Assume the relative change in the value of a certain component
changes some circuit parameter ( for example, the offset voltage,
or the delay of a delay cell) linearly. This is reasonable as long
as mismatch changes the value of a component just slightly. The
same relative change of the corresponding component in the
scaled circuit will result in the same change of the output pa-
rameter, which can again be understood by the scaling analogy
depicted in Fig. 7. But the mismatch of the component value
of the scaled circuit will reduce by a factor (see Table I),
which means the sensitivity of circuit parameters such as offset
and delay errors will be times less in the scaled circuit than
in the starting circuit, at the cost of increased power usage.
For a delay cell, the implication of the impedance level
scaling is that increasing the power by a factor yields a
stochastic jitter reduction of (which also follows from the
jitter analysis in [15]). Also the mismatch of the delay between
different cells will improve by a factor .
VII. SIMULATION RESULTS
In this section, results of high-level DLL and PLL simula-
tions are presented first. These simulations were performed to
verify the equations that were derived for the output jitter due
to stochastic noise sources. Then, results of Monte Carlo simu-
lations of a delay line are shown. These were done to verify the
predictions done about impedance level scaling and to give an
Fig. 8. Simulation model for the DLL.
Fig. 9. Simulation model for the PLL.
indication of the severity of the mismatch induced jitter com-
pared to jitter due to thermal noise.
A. Stochastic Jitter Simulations
To verify the stochastic jitter predictions that are described
in the previous section, high-level simulation models of a DLL
and a PLL have been used in Simulink (which is a MATLAB1
simulation shell). These models are depicted in Figs. 8 and 9.
Although these simulations were time consuming, enhancement
of simulation speed using techniques such as described in [21]
were not used, as these techniques do not apply to systems with
additive noise.
The most important noise sources used in the analyses can
be applied independently. The delay cell noise is modeled by
random uncorrelated delay variations with zero mean. The
CP noise is modeled by adding white noise to the CP current
sources. The variance of the charge that is pumped into the
filter is then roughly proportional to the PFD reset time (this
is the overlap time of the up- and down-current sources that
is present in realistic PFD designs [22]). The reference buffer
that is used is comparable to the delay cells used in the delay
line, i.e. it adds jitter to the reference signal that is uncorrelated
from period to period.
To evaluate the simulated jitter, the clean positive zero cross-
ings of the reference generator (before polluting it with jitter by
the reference buffer) are compared with those of the DLL and
PLL output signals. The jitter is then calculated as the variance
of the time differences.
1MATLAB is a registered trademark of The MathWorks, Natick, MA.
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Fig. 10. DLL simulation results: output jitter versus loop bandwidth normal-
ized to reference frequency.
Fig. 11. PLL simulation results: output jitter versus loop bandwidth normal-
ized to reference frequency.
The graphs shown in Figs. 10 and 11 show simulation results
for a clock multiplication factor of 8, meaning that the VCDL
consists of 16 delay cells. The VCO consists of three delay cells.
The jitter of the VCO delay cells was related to that of the VCDL
delay cells according to (29) and (32).
First, simulations were done with only one noise source
turned on with the variances of the other sources put to zero.
The graphs show good agreement between the predicted and
the simulated points. Then, all noise sources were turned on
simultaneously to prove that the superposition principle, that
was used as an important assumption throughout the analysis,
was valid (meaning the jitter contribution of the different
noise sources could be added power-wise). The result of these
simulations is also shown, again showing good agreement with
expectations. The deviations at low-normalized bandwidths are
caused by the fact that the simulation time was short compared
to the settling time at those bandwidths.
The simulation results give confidence in predictions of DLL
and PLL output jitter based on the equations derived in this
paper. They confirm the prediction that the PLL would have
lower output jitter in its optimum than the DLL clock multiplier
(in this case the total optimized PLL rms-jitter is roughly half
that of the DLL).
Fig. 12. Relation between power per delay cell and DLL jitter, due to noise
and mismatch; M = 16, T = 800 ps.
B. Mismatch Simulations
Monte Carlo simulations have been performed in a
SPICE-like simulation tool on a delay line in order to verify the
effect of impedance level scaling on the delay mismatch and to
compare the jitter due to mismatch to the jitter caused by circuit
noise. The delay cells were realized as differential NMOS pairs
with a resistive load, in a modern 0.18- m CMOS process. The
delay of a single cell was about 50 ps; the differential voltage
swing was 500 mV. The delay cell mismatch spread was
simulated for various values of the scale factor . The results of
the simulations are presented in Fig. 12, where the results are
used in combination with (40) with 16 and 800 ps.
The upper solid line through these points has been calculated
by applying the scaling theory on the simulation point at
5.8 mW. The graph shows good agreement between theory and
simulations.
Using results presented in [15], it is possible to estimate the
jitter of one delay cell due to circuit noise. This has been done
using operation point information obtained from simulations of
the cells at 5.8 mW. Using (41) leads to
(43)
where is the rms jitter of a single delay cell as calculated
in [15]. The calculated jitter due to noise is shown in Fig. 12,
where the solid line represents the extrapolation of this calcula-
tion according to the scaling theory.
It is obvious from the graph that jitter due to mismatch is in
this case dominating the jitter behavior of the delay line. An-
other important observation is that increasing the power has the
same effect on both the jitter due to noise and the jitter due to
mismatch (increasing the power per delay cell with a factor ,
decreases the jitter by a factor of ). Because higher power
usage leads to lower total jitter, it is in theory possible to meet
strict jitter specifications with a DLL-based architecture. This
might however lead to unrealistic power usage of the structure.
VIII. CONCLUSION
Although a DLL-based clock multiplier at first glance seems
a better choice than a PLL based architecture because of the
jitter accumulation effects in the PLL, the fact that the structures
should perform clock multiplication leads to a drastically dif-
ferent conclusion. In practical implementations of clock multi-
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pliers (based on either a DLL architecture or an integer- PLL),
the fact that the VCDL of the DLL needs more delay sections
to perform the same task yields a lower power budget per delay
cell for the VCDL than for the VCO and, thus, less jitter per
delay cell. This effect is stronger than the jitter accumulation
that the VCO of a PLL suffers from, leading to the conclusion
that a wide-band PLL used for clock multiplication produces
less output jitter than a DLL-based implementation of the same
function. This conclusion is based on a wide-band PLL that uses
a differential ring oscillator built using delay elements similar to
those used in the VCDL of the DLL.
Another very important source of jitter should be taken into
consideration for the DLL-based architecture: the stochastic
mismatch of the delay cells in the VCDL. Monte Carlo simu-
lations with a modern CMOS process indicate that this type of
jitter is dominant in a DLL where intermediate clock phases of
the VCDL are also used, due to the clock skew that is caused
by the mismatch.
It has been shown, using the concept of impedance level
scaling, that there is a direct tradeoff between power usage and
output jitter of the frequency multiplier, both due to thermal
noise and to mismatch. The amount of output jitter is limited
directly by the power budget of the circuit. It can be shown that
if the delay cell mismatch is the most dominant jitter source for
a certain circuit, it will still be dominant in an impedance level
scaled version of this circuit.
Finally, the analysis of the DLL has shown an important de-
sign consideration for this type of clock multipliers. The output
jitter can be minimized by minimizing the DLL-loop bandwidth,
showing that the function of the control loop is not to filter out
jitter (as is the case for a PLL), but merely to tune the value of
the mean delay of the VCDL to be equal to the reference pe-
riod. For a very small loop bandwidth, the DLL behaves as if
uncontrolled with respect to jitter. For an integer- PLL, the
normalized PLL-loop bandwidth shows a certain optimum.
APPENDIX
To demonstrate how to obtain the output jitter of a system
described by difference equations, the calculation of the output
jitter of a DLL with a VCDL that consists of noisy delay cells
is shown in this appendix. This is done using the set of differ-
ence equations given by (3a)–(3c) describing the DLL behavior
mathematically. For this analysis, we use the assumptions given
in Section II of this paper.
First, we assume that the noisy delay cells are the only source
of jitter. The set of difference equations can then be reduced to
(44a)
(44b)
substituting (3a) in (3b).
The quantity of interest is the variance of the signal .
Because the mean of this signal is zero (as this is a linear system
and the noise sources have zero mean), the variance of can
be written as
(45)
Because the variance of the tuning voltage does not depend on
the period number in the locked situation (in this situation, the
output jitter is the result of a stationary process), this equation
can now be reduced to
(46a)
taking into account the variables in (45) that are uncorrelated.
We also assume that the jitter of every delay cell has the same
statistical properties, meaning that does not depend on
and can be written as .
This equation shows that in order to relate the variance of
directly to the delay cell noise variance, the variance of the
tuning voltage needs to be known. This variance can be found
by using (44a). The following equation can be derived from it by
taking the square on both the left- and right-hand side, followed
by equating the expected value of both sides, taking into account
the uncorrelated variables
(46b)
Note, that all expected values are independent of the value of ;
if the equation still features this variable it is only to clarify the
time relationship between two different variables.
Now there are two equations with three unknowns. To solve
this problem, a new equation can be derived by adding
on both sides of (44b). Squaring this equation and equating the
expected value of both the left- and right-hand side results in the
needed new independent equation, making it possible to solve
for the tuning voltage variance
(46c)
Finally, solving the set of (46) for results in
(47)
An approach similar to the one used in this appendix can be used
on any of the difference equation sets given in this paper.
REFERENCES
[1] T.-H. Hsu, C.-C. Wang, and C.-Y. Lee, “Design and analysis of a portable
high-speed clock generator,” IEEE Trans. Circuits Syst. II, vol. 48, pp.
367–375, Apr. 2001.
566 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 49, NO. 8, AUGUST 2002
[2] H. Tao, L. Tóth, and J. M. Khoury, “Analysis of timing jitter in band-
pass sigma-delta modulators,” IEEE Trans. Circuits Syst. II, vol. 46, pp.
991–1001, Aug. 1999.
[3] G. Chien and P. R. Gray, “A 900-MHz local oscillator using a DLL-based
frequency multiplier technique for PCS applications,” IEEE J. Solid-
State Circuits, vol. 35, pp. 1996–1999, Dec. 2000.
[4] D. J. Foley and M. P. Flynn, “CMOS DLL-based 2-V 3.2-ps jitter 1-GHz
clock synthesizer and temperature-compensated tunable oscillator,”
IEEE J. Solid-State Circuits, vol. 36, pp. 417–423, Mar. 2001.
[5] C. Kim, I.-C. Hwang, and S.-M. Kang, “Low-power small-area7.28 ps
jitter 1 GHz DLL-based clock generator,” in Proc. SSCC Dig. Tech. Pa-
pers, Feb. 2002, pp. 142–143.
[6] B. Kim, T. C. Weigandt, and P. R. Gray, “PLL/DLL system noise analysis
for low-jitter clock synthesizer design,” in Proc. Int. Symp. Circuits and
Systems, London, U.K., June 1994.
[7] G. Chien, “Low-noise local oscillator design techniques using a dll-
based frequency multiplier for wireless applications,” Ph.D. dissertation,
Univ. California, Berkeley, 2000.
[8] B. Nauta, “Analog CMOS low power design considerations,” presented
at the Low Power Workshop ESSCIRC Conf., Neuchâtel, Switzerland,
Sept. 1996.
[9] F. Herzel and B. Razavi, “A study of oscillator jitter due to supply and
substrate noise,” IEEE Trans. Circuits Syst. II, vol. 46, pp. 56–62, Jan.
1999.
[10] J. G. Maneatis, “Low-jitter process-independent DLL and PLL based
on self-biased techniques,” IEEE J. Solid-State Circuits, vol. 31, pp.
1723–1732, Nov. 1996.
[11] F. M. Gardner, “Charge-pump phase-locked-loops,” IEEE Trans.
Commun., vol. COM-28, pp. 1849–1858, Nov. 1980.
[12] J. P. Hein and J. W. Scott, “z-domain model for discrete-time PLL’s,”
IEEE Trans. Circuits Syst. II, vol. 35, pp. 1393–1400, Nov. 1988.
[13] C. S. Vaucher and D. Kasperkovitz, “A wide-band tuning system for
fully integrated satellite receivers,” IEEE J. Solid-State Circuits, vol. 33,
pp. 987–997, July 1998.
[14] L. Lin, L. Tee, and P. R. Gray, “A 1.4 GHz differential low-noise CMOS
frequency synthesizer using a wideband PLL architecture,” in Proc.
ISSCC Dig. Tech. Papers, Feb. 2000, pp. 204–205.
[15] T. C. Weigandt, B. Kim, and P. R. Gray, “Timing jitter analysis for high-
frequency, low-power CMOS ring-oscillator design,” presented at the
Proc. Int. Symp. Circuits and Systems, London, U.K., June 1994.
[16] R. Farjad-rad et al., “A 0.2–2 GHz 12 mW multiplying DLL for low-
jitter clock synthesis in highly-integrated data communication chips,”
in Proc. ISSCC Dig. Tech. Papers, Feb. 2002, pp. 76–77.
[17] S. Ye, L. Jansson, and I. Galton, “A multiple-crystal interface PLL with
VCO realignment to reduce phase noise,” in Proc. ISSCC Dig. Tech.
Papers, Feb. 2002, pp. 78–79.
[18] S. Kuboki, K. Kato, N. Miyakawa, and K. Matsubara, “Nonlinearity
analysis of resistor string A/D converters,” IEEE Trans. Circuits Syst.
II, vol. CAS-29, pp. 383–390, June 1982.
[19] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching
properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, pp.
1433–1440, Oct. 1989.
[20] A. Hastings, The Art of Analog Layout. Englewood Cliffs, NJ: Pren-
tice-Hall, 2001.
[21] P. Larsson, “A simulator core for charge-pump PLLs,” IEEE Trans. Cir-
cuits Syst. II, vol. 45, pp. 1323–1326, Sept. 1998.
[22] B. Razavi, Monolithic Phase-Locked Loops and Clock Recovery Cir-
cuits: Theory and Design. Piscataway, NJ: IEEE Press, 1996.
Remco C. H. van de Beek (S’99) was born on
September 3, 1974, in Wageningen, The Nether-
lands. He received the M.Sc. degree in electrical
engineering from the University of Twente, En-
schede, The Netherlands, in 1999. He then joined
the Integrated Circuits Design Group at the same
university, where he is currently working toward the
Ph.D. degree in close cooperation with the Philips
Research Laboratories, Eindhoven, the Netherlands.
His current research interests include gigahertz
range low-jitter clock multiplication, PLL frequency
synthesizers, and high-frequency logic circuits.
Eric A. M. Klumperink (M ’98) was born on April
4, 1960, in Lichtenvoorde, The Netherlands. He
received the B.Sc. degree from Hogere Technische
School (HTS), Enschede, The Netherlands, in 1982
and the Ph.D. degree from the University of Twente,
Enschede, The Netherlands, in 1997.
In 1984, he joined the Faculty of Electrical Engi-
neering at the University of Twente, where he was
mainly engaged in analog CMOS circuit design. Cur-
rently, he is an Assistant Professor and is involved
in teaching and research at the IC-Design Labora-
tory, Faculty of Electrical Engineering, University of Twente, and the IC-De-
sign Theme of the MESA+ Research Institute. His research interest is in CMOS
circuits, especially for front-ends of integrated CMOS transceivers.
Cicero S. Vaucher (M’98–SM’02) was born in São
Francisco de Assis, Brazil, in 1968. He received the
electrical engineering degree from the Universidade
Federal do Rio Grande do Sul, Porto Alegre, Brazil,
in 1989 and the Ph.D. degree in the same field
from the University of Twente, Enschede, The
Netherlands, in 2001.
Since 1990, he has been with Philips Research
Laboratories, Eindhoven, The Netherlands, where
he is currently a Senior Research Scientist in the
Integrated Transceivers Department. He is the author
of Architectures for RF Frequency Synthesizers (Norwell, MA: Kluwer, 2002)
and is a coauthor of Circuit Design for RF Transceivers (Norwell, MA: Kluwer,
2001). He holds eight international patents on the subject of PLL and receiver
design. His research activities have included implementations of low-power
high-speed building blocks for PLL frequency synthesisers, synthesiser
architectures for low-phase-noise and fast-settling-time applications, CAD
modeling of PLL frequency synthesisers, and data/clock recovery and clock
conversion circuits for optical transceivers. His current research involves
analog IC design for microwave applications.
Bram Nauta (S’89–M’91) was born in Hengelo, The
Netherlands, in 1964. He received the M.Sc. degree
(cum laude) in electrical engineering and the Ph.D.
degree in analog CMOS filters for very high frequen-
cies from the University of Twente, Enschede, The
Netherlands, in 1987 and 1991, respectively.
In 1991, he joined the Mixed-Signal Circuits
and Systems Department of Philips Research,
Eindhoven, The Netherlands, where he worked on
high-speed A/D converters. From 1994 to 1998,
he led a research group in the same department,
working on “analog key modules.” In 1998, he returned to the University of
Twente, as a Full Professor heading the IC Design Group in the Department
of Electrical Engineering, MESA+ Research Institute. He is also a part-time
industry Consultant. His Ph.D. thesis was published as a book, Analog CMOS
Filters for Very High Frequencies (Norwell, MA: Kluwer, 1993). He holds nine
patents in circuit design. His current research interest is analog CMOS circuits
for transceivers.
Dr. Nauta received the Shell Study Tour Award for his Ph.D. work in 1992.
From 1997 to 1999, he served as an Associate Editor of IEEE TRANSACTIONS
ON CIRCUITS AND SYSTEMS–II: ANALOG AND DIGITAL SIGNAL PROCESSING and
in 1998 he served as Guest Editor of IEEE JOURNAL OF SOLID-STATE CIRCUITS.
In 2001, he became an Associate Editor of IEEE JOURNAL OF SOLID-STATE
CIRCUITS. He is a Member of the Technical Program Committees of ESSCIRC
and ISSCC.
